I am comparing Clock Gating (ECG) and Data enable methods in term of power reduction. Both can save power.
But which one is better? I tried these 2 methods in a small design ( a d flipflop ) to a larger one (8-bit data register) and measured their power dissipation. The results always show that Data enable consumes less power than Clock Gating.
Then why is Clock Gating used so often for power reduction? Is there any cases when Clock Gating consumes more power than Data enable ?